

Compal Confidential

Kabylake-U M/B Schematics Document

Intel ULV Processor with DDR4 SODIMMx2

Date : 2016/05/11


Version : 0.2 (PV phase)

Project : **Diner_Crepe1.1(15")**
BDL50 : LA-D707P

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Page	
Size		Document Number		Date	
Custom		LA-D707P		Wednesday, May 11, 2016	
				Sheet	1 of 1


ELECTRO-2

Compal Confidential
Model Name : **Diner_Crepe1.1(15")**
File Name : **LA-D707P**





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title	Block Diagrams
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-D707P
				Date:	Wednesday, May 11, 2016
				Sheet	0

ELETRO-X




CPU DC/DC NCP81206 52~54	
INPUTS	OUTPUTS
B+	VCC_SA VCC_GT VCC_VORE
SYSTEM DC/DC RT8243AZQW 48	
INPUTS	OUTPUTS
B+	+5VALW/+3VALW
SYSTEM DC/DC RT8207P / 8032 49	
INPUTS	OUTPUTS
B+	+1.2V_VDDQ +0.6V_0.6VS
SYSTEM DC/DC SY8286 50	
INPUTS	OUTPUTS
B+	+1.0V PRIM
SYSTEM DC/DC SY8032A 51	
INPUTS	OUTPUTS
+3VALW	+1.8V PRIM
SYSTEM DC/DC RT8880 56~57	
INPUTS	OUTPUTS
B+	+VGA_CORE
SYSTEM DC/DC SY8286 55	
INPUTS	OUTPUTS
B+	+1.5VS_VGA





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Dispersed Date		Yes	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MUST NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.					
Rev D	LA-D707P	Document Number	LA-D707P	Rev	v0.2
Issue	Wednesday, May 11, 2016	Issue	4/3	01	00



Power rail	Control (EC)	Source (CPU)
+RTCVCC	X	X
VIN	X	X
BATT+	X	X
B+	X	X
+VL	X	X
+3VL	X	X
+5VALW	EC_ON	X
+3VALW	EC_ON	X
+3VALW_EC	EC_ON	X
+3V_PCH	PCH_PWR_EN	X
+1.2V_VDDQ	SYSON	PM_SLP_S5#/PM_SLP_S4#
+5VS	SUSP#	PM_SLP_S3#
+3VS	SUSP#	PM_SLP_S3#
+1.5VS	SUSP#	PM_SLP_S3#
+1.05VS	SUSP#	PM_SLP_S3#
+0.6V_0.6VS	SUSP#	
+VCC_CORE	X	VR12.5_VR_ON

BOM Structure Table (1/2)

Function	Stuff	Un-Stuff
DGPU SKU	PX@	
UMA SKU	UMA@	
SPI_IO3(MOW36)	ES@	
Crystal (DIS)	XTALPX@	
Crystal	XTAL@	
Green CLK(UMA)	GCLK@	
Green CLK(DIS)	GCLKPX@	
TPM	TPM@	

SOC SMBUS Address Table (TBC)

SOC_SMBUS Net Name	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
SMBCLK SMBDATA	+3VS	DIMM1	TBC	TBC	0xA2
		Touch PAD	TBC	TBC	TBC
SML0CLK SML0DATA	+3VS	ME FW	0x48/0x49	TBC	0x90/0x92
SML1CLK SML1DATA	+3VS	EC	TBC	TBC	TBC
		DGPU	TBC	TBC	TBC
		PCH	TBC	TBC	TBC

EC SMBUS Address Table (TBC)

EC_SMBUS Port	Power Rail	Device	Address (7 bit)
SMBUS Port 1	+3VL_EC	BAT	0x16
		CHGR	0x12
SMBUS Port 2	+3VS	dGPU	TBC
		Thermal Sensor	0x4C
		PCH	TBC

Power State


STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
S0 (Full ON)	HIGH	HIGH	HIGH	ON	ON	ON	ON	ON
S3 (Suspend to RAM)	LOW	HIGH	HIGH	ON	ON	OFF	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	HIGH	ON	OFF	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	ON	OFF	OFF	OFF	OFF

<USB2.0 port>

USB2.0 port	DESTINATION	
	UMA	Dis
1	USB 2.0/3.0	USB 2.0/3.0
2	USB 2.0/3.0	USB 2.0/3.0
3	USB 2.0 OFF BOARD	USB 2.0 OFF BOARD
4	WLAN	WLAN
5	Camera	Camera
6	TOUCH SCREEN	TOUCH SCREEN
7	CR	CR
8		
9		
10		

<PCI-E,SATA,USB3.0/CLK>

Lane#	PCI-E	SATA	USB3.0	DESTINATION		CLK
				UMA	Dis	
1			1	USB3.0	USB3.0	X
2			2	USB3.0	USB3.0	X
3			3	USB3.0(Charger)	USB3.0(Charger)	X
4			4	USB3.0(IO Board)	USB3.0(IO Board)	X
5	1		5	X	GPU(DIS only)	CLK0
6	2		6	X	GPU(DIS only)	
7	3			X	GPU(DIS only)	
8	4			X	GPU(DIS only)	
9	5			LAN	LAN	CLK1
10	6			WLAN	WLAN	CLK2
11	7	0		2.5"HDD	2.5"HDD	X
12	8	1		ODD	ODD	X
13	9			Card reader(PCI-E)	Card reader(PCI-E)	CLK3
14	10			X	X	X
15	11	1*		X	X	X
16	12	2				X



Load BOM Option Table

BOM Number	Load BOM Option
4519YN32L01(UMA)	
4519YN32L02(DIS)	


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/29	Deciphered Date	2011/08/29	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List
Size Document Number				LA-D707P
Date: Wednesday, May 11, 2016				Sheet 3 of 3

G3->S0

S0->S3/DS3


S0/DS3->S0

S0->S5



ECETRO-2

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF SA&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LA-D707P	Rev v0.2
				Date: Wednesday, May 11, 2016	Sheet 2 of 60



SOC_DP1_CTRL_DATA(Internal Pull Down):

Display Port B Detected

0 = Port B is not detected.

1 = Port B is detected.

SOC_DP2_CTRL_DATA(Internal Pull Down):

Display Port C Detected

0 = Port C is not detected.

1 = Port C is detected.

<HDMI>

<eDP to CRT>


<eDP>

<DB> Check

<DB> DP port C enable

XDP CONN

Electronics



Security Classification		Compal Secret Data	
Issued Date	2014/05/19	Deciphered Date	2015/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			




Title			Compal Electronics, Inc.		
Size			SKL-U(1/12)DDI,MSIC,XDP,EDP		
Custom			LA-D707P		
Date			Wednesday, May 11, 2016		
Sheet			5 of 10		

Interleaved Memory

Interleaved Memory


<Cocoa 1020>

PDG#543016, ODT: CPU side no connect, DRAM side connect to VDDQ(Memory down); FET+R(SO-DIMM)



UC9 SB000008E10
MMBT3904WH NPN SOT323-3
SB00000QJ00,S TR DRC5115EOL NPN SOT323-3

SKL U DDR4 SODIMM VREF-CA Overview



Notes:
1. To enable easy route, at DDR4 systems, DDR1_VREF_DQ is used as VREF_CA for Channel B.

Security Classification	Compal Secret Data	
Issued Date	2014/05/19	Deciphered Date
		2015/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.		



Compal Electronics, Inc.

SKL-U(2)DDR4III

LA-D707P


Date: Wednesday, May 11, 2016

Sheet 6 of 6




	UMA	DIS
PROJECT_ID	0	1


	900MHz	1000MHz
VRAM Clock	0	1




HDA for AUDIO



EMI request



HDA_SDOUT:
ME Flash Descriptor Security Override
Low : Disabled(Default)
High : Enabled




Eletron-X

Security Classification		Compal Secret Data	
Issued Date	2014/05/19	Deciphered Date	2015/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.	
Title	SKL-U(4/12)HDA,EMMC,SDIO,CSI2
Size	Document Number
Custom	LA-D707P
Date:	Wednesday, May 11, 2016
Sheet	8 of 8

Eletron-X



Functional Strap Definitions

SPKR (Internal Pull Down):

TOP Swap Override

0 = Disable TOP Swap mode.--> AAX05 Use

1 = Enable TOP Swap Mode.

GSPI0_MOSI (Internal Pull Down):

No Reboot

0 = Disable No Reboot mode. --> AAX05 Use

1 = Enable No Reboot mode. (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.


GSPI1_MOSI (Internal Pull Down):

Boot BIOS Strap Bit


0 = SPI Mode --> AAX05 Use

1 = LPC Mode

Strap Pin



CPU THERMAL SENSOR



<DB>
Delete Win7 debug port

PEG


LAN

WLAN

HDD

ODD

High Speed I/O (HSIO) Lane Multiplexing in SKL-U



When PCIE8/SATA1A is used as SATA Port 1 (ODD), then PCIE11/SATA1B (M.2 SSD) cannot be used as SATA Port 1.

GPIO	DEVICE CONTROL
USB_OC0#	USB2 Port 1 and Port 2
USB_OC1#	USB2 Port 3
USB_OC2#	NA
USB_OC3#	NA
DEVSLP0	NA
DEVSLP1	NGFF SSD KEY B
DEVSLP2	NA
SATA_GP0	NA
SATA_GP1	NA
SATA_GP2	ODD_PLUG#

Security Classification

Issued Date

2014/05/19

Deciphered Date

2015/12/31

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

SKL-U(7/12)PCIE,USB,SATA

Size

Document Number

LA-D707P

Date

Wednesday, May 11, 2016

Sheet

11

of

10


Rev

1.0




+1.0V_PRIM TO +1.0V_VCCSTU

1211_Delete jump RC147



+1.0V_PRIM TO +1.0VS_VCCSTG / +1.0VS_VCCIO

I (Max) : 3 A(+1.0VS_VCCIO)
RON(Max) : 6.2 mohm
V drop : 0.019 V



Part Number = SA0007XR00

For Verify SOIX <Cocoa 1027> connect to EC, check /w EC

EC_S0IX_EN

SUSP#

RC186

RC187

RC188

RC189

RC190

RC191

RC192

RC193

RC194

RC195

RC196

RC197

RC198

RC199

RC200

RC201

RC202

RC203

RC204

RC205

RC206

RC207

RC208

RC209

RC210

RC211

RC212

RC213

RC214

RC215

RC216

RC217

RC218

RC219

RC220

RC221

RC222

RC223

RC224

RC225

RC226

RC227

RC228

RC229

RC230

RC231

RC232

RC233

RC234

RC235

RC236

RC237

RC238

RC239

RC240

RC241

RC242

RC243

RC244

RC245

RC246

RC247

RC248

RC249

RC250

RC251

RC252

RC253

RC254

RC255

RC256

RC257

RC258

RC259

RC260

RC261

RC262

RC263

RC264

RC265

RC266

RC267

RC268

RC269

RC270

RC271

RC272

RC273

RC274

RC275

RC276

RC277

RC278

RC279

RC280

RC281

RC282

RC283

RC284

RC285

RC286

RC287

RC288

RC289

RC290

RC291

RC292

RC293

RC294

RC295

RC296

RC297

RC298

RC299

RC300

RC301

RC302

RC303

RC304

RC305

RC306

RC307

RC308

RC309

RC310

RC311

RC312

RC313

RC314

RC315

RC316

RC317

RC318

RC319

RC320

RC321

RC322

RC323

RC324

RC325

RC326

RC327

RC328

RC329

RC330

RC331

RC332

RC333

RC334

RC335

RC336

RC337

RC338

RC339

RC340

RC341

RC342

RC343

RC344

RC345

RC346

RC347

RC348

RC349

RC350

RC351

RC352

RC353

RC354

RC355

RC356

RC357

RC358

RC359

RC360

RC361

RC362

RC363

RC364

RC365

RC366

RC367

RC368

RC369

RC370

RC371

RC372

RC373

RC374

RC375

RC376

RC377

RC378

RC379

RC380

RC381

RC382

RC383

RC384

RC385

RC386

RC387

RC388

RC389

RC390

RC391

RC392

RC393

RC394

RC395

RC396

RC397

RC398

RC399

RC400

RC401

RC402

RC403

RC404

RC405

RC406

RC407

RC408

RC409

RC410

RC411

RC412

RC413

RC414

RC415

RC416

RC417

RC418

RC419

RC420

RC421

RC422

RC423

RC424

RC425

RC426

RC427

RC428

RC429

RC430

RC431

RC432

RC433

RC434

RC435

RC436

RC437

RC438

RC439

RC440

RC441

RC442

RC443

RC444

RC445

RC446

RC447

RC448

RC449

RC450

RC451

RC452

RC453

RC454

RC455

RC456

RC457

RC458

RC459

RC460

RC461

RC462

RC463

RC464

RC465

RC466

RC467


RC468

RC469


RC470

RC471

Follow 543016_SKL_U_Y_PDG_1_0



Follow 543016_SKL_U_Y_PDG_0_9



Follow 543016_SKL_U_Y_PDG_0_9

near pin K15, L15

near pin N18

near pin AF20, AF21, T19, T20

near pin N15, N16, N17, P15, P16

Eletron

Per 543016_SKL_U_Y_PDG_0_9


VCCRTC does not exceed 3.2 V From PDG

Power Rail	Voltage
+CHGRTC	3.383V (MAX)
BAT54C (VF)	240 mV
+3VL_RTC	3.143V
Result : Pass	

<26,35,51> PCH_PWR_EN

<9,26> PM_SLP_SUS#

<12,26,35,49> SUSP#



<DB> Check Power Rail

+3V_HDA

+3V_SPI

+1.0V_PRIM

+3V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM


+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM

+1.0V_PRIM


+1.0V_PRIM



1209 follow G group GPIO power rail to +3V_PRIM


<DB> RTC BAT Conn

RTC Battery
MAX. 8000mil



+3VALW TO +3V_PRIM

I (Max) : 0.46 A (+3V_PRIM)
RDS (Typ) : 65 mohm
V drop : 0.03 V




Security Classification	Compal Secret Data	
Issued Date	2014/12/11	Deciphered Date
		2015/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLETE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.	
SKL-U(9/12)Power	
Size	Document Number
Custom	LA-D707P
Date:	Wednesday, May 11, 2016
Sheet	13 of 13


ELETRON-2

For CPU2+3e SKU




Trace Length < 25 mils

Eletr-X




For CPU2+3e SKU

SVID ALERT







SVID DATA



Security Classification		Compal Secret Data	
Issued Date	2014/05/19	Deciphered Date	2015/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


Compal Electronics, Inc.	
SKL-U(10/12)Power,SVID	
Size	Document Number
Custom	LA-D707P
Date:	Wednesday, May 11, 2016
Sheet	14 of 50







Security Classification		Compal Secret Data	
Issued Date	2014/05/19	Deciphered Date	2015/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Title		Compal Electronics, Inc.	
Size		SKL-U(11/12)GND	
Document Number		LA-D707P	
Date:	Wednesday, May 11, 2016	Sheet	15 of 50





Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port
	0 : Enabled; An external Display Port device is connected to the Embedded Display Port

Security Classification		Compal Secret Data	
Issued Date	2014/05/19	Deciphered Date	2015/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


Title		Compal Electronics, Inc.	
Size		SKL-U(12/12)RSVD	
Document Number		LA-D707P	
Date:	Wednesday, May 11, 2016	Sheet	16 of 50

CHANNEL-A

REVERSE TYPE (5.2 mm)

Interleaved Memory


TOP: JDIMM1 CONN Non-ECC DIMM




SPD ADDRESS FOR CHANNEL A :
WRITE ADDRESS: 0XA0
READ ADDRESS: 0XA1
SA0 = 0; SA1 = 0; SA2 = 0.
DDR4 POR OPERATING SPEED: 1867 MT/S
STRETCH GOAL IS 2133 MT/S

Layout Note:
Place near JDIMM1.257,259



Layout Note:
Place near JDIMM1.258





Layout Note:
PLACE THE CAP near JDIMM1. 164



Layout Note:
Place near JDIMM1







Part Number: LTCX0069GA0
Part Value: S SOCKET FOX AS0A827-H2RB-7H 260P DDR4







Interleaved Memory


STD (5.2 mm)

<6> DDR_B_D[0..15]  

<6> DDR_B_D[16..31]  

<6> DDR_B_D[32..47]  


<6> DDR_B_D[48..63]  





PLACE NEAR TO PIN

Layout Note:
Place near JDIMM2.257,259




Layout Note:
Place near JDIMM2.258



Layout Note:
Place near JDIMM2



+1.2V_VDDQ



For ECC DIMM

PLACE NEAR TO SODIMM


DIMM Side

CPU Side

VREF traces should be at least 20 mils wide with 20 mils spacing to other signals

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/08/03	Deciphered Date	2015/12/31	Title	P19-DDRIV CHB: DIMM0
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-D707P	
Date:				Wednesday, May 11, 2016	Sheet 18 of 18


ELECTRO-2



ELETRO-2

LVDS Power

<SI> change to standard par SA00006Y800 (Diff f erent foot pi nt)



<5,6,7,9,10,11,13,17,18,19,21,22,23,24,26,28,32,33,34,35,36,37,38,52,55,56>

<38,47,48,49,50,53,55,56>

<7,13,23,26,27,30,33,35,48,49,50,51,55>



+3V3

+19.5VB



+3VALW








Camera



<DB>LA1/LA2 closed to Audio codec




LCD/LED PANEL Conn.




Touch Screen

<DB> for 5V/3V TS option


Touch Screen Power



<CPU>






<Diner SI> change to 8.2 ohm and parallel 0.47p by EMI request
<PV> change to 10 ohm by EMI request
<DB> Delete Choke add parallel 150ohm






HDMI Chock 2nd : SM070003K00

Layout notes
40 mils


W=40mils



DB phase :
For ESD request
20141117




HDMI Conn.







Security Classification		Compal Secret Data	
Issued Date	2011/06/29	Deciphered Date	2011/06/29
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Title		Compal Electronics, Inc.	
Size		HDMI Conn/Level shift	
Date		LA-D707P	
Wednesday, May 11, 2016		Sheet 21 of 50	





DP to CRT converter

For Power consumption Measurement



Part Number = SA00077U00



Embedded LDO

Select VCCK_V12 source from external 1.2V or embedded LDO

LDO_EN(PIN21)	
0	1
VCCK_V12 from External 1.2V	VCCK_V12 from Embedded LDO

Mode Configure Table(Power On Latch)


		POL1_SDA(PIN22)	
		0	1
POL2_SCL(PIN23)	0	X	EP MODE
	1	ROM ONLY MODE	EEPROM MODE

RTD2168 Supports three operation mode for system design.
Reserve 4.7K resistor pull high/low for mode selection

ROM ONLY Mode : PIN22 pull low, PIN23 pull high
EP Mode : PIN22 pull high, PIN23 pull low
EEPROM Mode : PIN22 pull high, PIN23 pull high


<20.21,24,26,27,30,34,35,52,53,56> +3V5V
<5,6,7,9,10,11,13,17,18,19,20,21,23,24,26,28,32,33,34,35,36,37,38,52,55,56> +3V5V
<21> +HDMI_CRT_5V

2014-11-24
Follow vendor suggest change 36 ohm




Layout notes
R61,R62,R58,R59 close to RTD2168
R55,R57,R56 close to CONN

<KBL St> Change ESD diode package
D4&D5 Only Pop for 6U SKU India Country




50 impedance

CRT Connector



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/02/18	Deciphered Date	2015/02/20	Title	
				DP to CRT RTD2168	
				Rev	
				v0.2	
				Date	
				Wednesday, May 11, 2016	
				Sheet	
				22 of 60	

ELECTRO-2





<5,6,7,9,10,11,13,17,18,19,20,21,22,23,26,28,32,33,34,35,36,37,38,52,55,56> +3VS
<12> +1.8VS
<20,21,26,27,30,34,35,52,53,56> +5VS

11/24 modify mute LED that controlled by EC


<S1> QA2 change from NMOS to BJT
<PV> QA2 change to QA1.

Power down (PD#) power stage for save power
0V: Power down power stage
3.3V: Power up power stage


PC BEEP

EC BEEP <26> EC_BEEP#
SB BEEP <8,10> HDA_SPKR

Layout notes
Close chip Pin12



3.50 4POLE PLUG
TOLERANCE:±0.05



COMBO AUDIO JACK




HPR, HPL, 15mil Keep 30mil

Jack detect
Combo Mic = High
Normal HP = Low


Pin6 and Pin5
Normal OPEN

Security Classification	Compal Secret Data	Compal Electronics, Inc.
Issued Date	2013/01/04	Deciphered Date
2015/01/04		
Title		
AUDIO ALC3227-CG		
Size	Document Number	Rev
C	LA-D707P	0.2
Date:	Wednesday, May 11, 2016	Sheet 24 of 60


TP Button BD Connector



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				KB/TP	
				Size B	Document Number
				LA-D707P	Rev v0.2
Date: Wednesday, May 11, 2016		Sheet 27 of 60			




TPM2.0




SLB9665 (SA00007XU00)-->TPM2.0
SLB9660 (SA00007AB00) -->TPM1.2

Screw Hole



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				TPM/Screw	
				Size	Document Number
				LA-D707P	
				Date:	Wednesday, May 11, 2016
				Sheet	28 of 60




BOM control

Platform	Silego P/N	Compal PN	25MHz(A)	32.768KHz	24MHz(B)	27MHz	8MHz	Remark
Intel ULT UMA	SLG3NB3455VTR	SA00008IQ00	1	1	1	X	X	GCLKUMA@
Intel ULT Dis	SLG3NB3456VTR	SA00008J800	1	1	1	1	X	GCLKPX@

Base on A32 32.768KHz use 10ppm, G-CLK 25MHz X'TAL use 10ppm.




EEETRO-2



2.5" SATA HDD

<PV> change short pad



<11> SATA_PTX_DRX_P0
<11> SATA_PTX_DRX_N0
<11> SATA_PRX_DTX_N0
<11> SATA_PRX_DTX_P0

C155 1 2 0.01U 0402 16V7K
C156 1 2 0.01U 0402 16V7K
C153 1 2 0.01U 0402 16V7K
C154 1 2 0.01U 0402 16V7K

<SI> add 470p for EMI issue

<DB> change JHDD pin define

+5VS_HDD1

SATA_PTX_C_DRX_P0
SATA_PTX_C_DRX_N0
SATA_PRX_C_DTX_N0
SATA_PRX_C_DTX_P0

CONN@ JHDD

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10


1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10


1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10



2.5" SATA ODD



+5VS_ODD

560P_0402_50V7K
C230
100P_0402_50V8J
C223
10U_0402_10V4Z

100P_0402_50V8J
C223
10U_0402_10V4Z

100P_0402_50V8J
C223
10U_0402_10V4Z

100P_0402_50V8J
C223
10U_0402_10V4Z

100P_0402_50V8J
C223
10U_0402_10V4Z

100P_0402_50V8J
C223
10U_0402_10V4Z

100P_0402_50V8J
C223
10U_0402_10V4Z

100P_0402_50V8J
C223
10U_0402_10V4Z

100P_0402_50V8J
C223
10U_0402_10V4Z

100P_0402_50V8J
C223
10U_0402_10V4Z

100P_0402_50V8J
C223
10U_0402_10V4Z

100P_0402_50V8J
C223
10U_0402_10V4Z

100P_0402_50V8J
C223
10U_0402_10V4Z

100P_0402_50V8J
C223
10U_0402_10V4Z

100P_0402_50V8J
C223
10U_0402_10V4Z

100P_0402_50V8J
C223
10U_0402_10V4Z

100P_0402_50V8J
C223
10U_0402_10V4Z

100P_0402_50V8J
C223
10U_0402_10V4Z

100P_0402_50V8J
C223
10U_0402_10V4Z

100P_0402_50V8J
C223
10U_0402_10V4Z

100P_0402_50V8J
C223
10U_0402_10V4Z

100P_0402_50V8J
C223
10U_0402_10V4Z

100P_0402_50V8J
C223
10U_0402_10V4Z

100P_0402_50V8J
C223
10U_0402_10V4Z

100P_0402_50V8J
C223
10U_0402_10V4Z

100P_0402_50V8J
C223
10U_0402_10V4Z

100P_0402_50V8J
C223
10U_0402_10V4Z

100P_0402_50V8J
C223
10U_0402_10V4Z

EleTRO-X

<11> SATA_PTX_DRX_P1
<11> SATA_PTX_DRX_N1
<11> SATA_PRX_DTX_N1
<11> SATA_PRX_DTX_P1

<SI> add 470p for EMI issue

<DB> change JHDD pin define

+5VS_ODD

SATA_PTX_C_DRX_P1
SATA_PTX_C_DRX_N1
SATA_PRX_C_DTX_N1
SATA_PRX_C_DTX_P1

CONN@ JHDD

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10


1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10


1 2 3 4 5 6 7 8 9 10


1 2 3 4 5 6 7 8 9 10

1 2 3 4 5 6 7 8 9 10




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title	HDD/ODD Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA-D707P
				Date:	Wednesday, May 11, 2016
				Sheet	30 of 60






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB 3.0/2.0 conn	
Size B	Document Number	LA-D707P		Rev	v0.2
Date:	Wednesday, May 11, 2016	Sheet	31	of	60




Power Button Connector




Layout notes
PJ9 place Top layer,
PJ6 place Bottom layer


IO BD Connector (USB2.0,Card reader,HDD & PWR LED)




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title IO CON		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA-D707P	Rev v0.2
				Date	Wednesday, May 11, 2016	Sheet 33 of 60




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
					LA-D707P
				Date:	Wednesday, May 11, 2016
				Sheet	34 of 60







For +1.8V_PRIM Discharge



For meet tPLT17 & tCPU28 power down sequence.
tPLT17 : 1us (Max)
tCPU28 : 1us (Max)




For meet tPLT15 power down sequence(Un-Stuff)
tPLT15 : 1us (Max)



Security Classification		Compal Secret Data	
Issued Date	2014/10/09	Deciphered Date	2015/12/31

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.	
DC Interface	
Size	Document Number
Custom	LA-D707P
Date:	Wednesday, May 11, 2016
Sheet	35 of 50



11

Main: SA00004M000, TI, TPS22966
 2nd: SA00006F000, A-Power, AP8990GN3B
 3rd: AOS, AOZ1331 (engineering sample available on 2013/Jan/18)

Main: SA00004MM00, TI, TPS22966
2nd: SA00006FD00, A-Power, APE8990GN3B
3rd: AOS, AOZ1331 (engineering sample available on 2013/Jan/18)

The schematic diagram illustrates the power supply section of the ME2N7002D1KW-G 2N_SOT363-6. The circuit is powered by a 19.5VB input, which is connected to a MOSFET (PX@ Q4102) through a 200K_0402_5% resistor (R4109). The MOSFET's gate is driven by a 0.95VSG_GATE signal. The MOSFET's drain is connected to a 1.0V5_VGA output, which is also connected to a 1.0V5_VGA input. A red box highlights the text "<DB> CHANGE TO +1.0V5_VGA". The MOSFET's source is connected to a 1.0V_PRIM input. A diode (PX@ Q4107) is connected in parallel with the MOSFET's drain. The diode's cathode is connected to a 1.0V5_VGA input, and its anode is connected to a 1.0V5_VGA output. The diode is connected to a 10_0603_5% resistor (R4107). The MOSFET's gate is connected to a 0.01uF_0402_25V7K capacitor (C4122). The MOSFET's drain is connected to a 1uF_0603_63VZ capacitor (C4118). The MOSFET's source is connected to a 0.1uF_0402_187K capacitor (C4119). The MOSFET's gate is connected to a 1.5M_0402_5% resistor (R4104). The MOSFET's drain is connected to a 1.0V5_VGA output. The MOSFET's source is connected to a 1.0V_PRIM input. A red box highlights the text "<DB> CHANGE TO +1.0V5_VGA".

<DB> CHANGE TO +1.0VS_VGA

+1.0VS_VGA
R320 1 2
280mA
+DP VDDC

15	DP_VDDWRAG15	NCA#E1
16	DP_VDDWRAG16	NCA#F1
17	DP_VDDWRAG17	NCA#F1
18	DP_VDDWRAG18	NCA#F1
19	DP_VDDWRAG19	NCA#G1
20	DP_VDDWRAG20	NCA#F1
21	DP_VDDWRAG21	NCA#F1
22	DP_VDDWRAG22	NCA#F1
23	DP_VDDWRAG23	NCA#F1
24	DP_VSSR	NCA#E1
25	DP_VSSR	NCA#E1
26	DP_VSSR	NCA#G1
27	DP_VSSR	NCA#H1
28	DP_VSSR	NCA#F1
29	DP_VSSR	NCA#G1
30	DP_VSSR	NCA#H1
31	DP_VSSR	NCA#M1
32	DP_VSSR	NCA#M1
33	DP_VSSR	NCA#G1
34	DP_VSSR	NCA#G1
35	DPAB_CALR	NCA#E1

216-0841018 A0 SUN PRO S3

U666E @ 12


Pin	Function	Pin	Function
1	AA27	41	A3
2	AB24	42	A30
3	AB32	43	AA13
4	AC24	44	AA16
5	AC26	45	AB10
6	AC27	46	AB15
7	AD24	47	AB6
8	AD32	48	AC9
9	AE27	49	AD6
10	AF32	50	AC8
11	AG27	51	AE7
12	AH32	52	AG12
13	K28	53	AH10
14	K32	54	AH28
15	L27	55	B10
16	M32	56	B12
17	N26	57	B14
18	P25	58	B16
19	P27	59	B18
20	P29	60	B20
21	R27	61	B22
22	T26	62	B24
23	T32	63	B26
24	U26	64	B6
25	U27	65	B8
26	V32	66	C1
27	W25	67	C32
28	W26	68	E28
29	W27	69	F10
30	Y26	70	F12
31	Y27	71	F14
32	Y32	72	F16
33		73	F18
34		74	F2
35		75	F20
36		76	F22
37		77	F24
38		78	F26
39		79	F6
40		80	F8
41		81	G10
42		82	G27
43		83	G31
44		84	G8
45		85	H14
46		86	H17
47		87	H2
48		88	H20
49		89	H6
50		90	J27
51		91	J31
52		92	K11
53		93	K2
54		94	K22
55		95	K6
56		96	
57		97	
58		98	
59		99	
60		100	
61		101	
62		102	
63		103	
64		104	
65		105	
66		106	
67		107	
68		108	
69		109	
70		110	
71		111	
72		112	
73		113	
74		114	
75		115	
76		116	
77		117	
78		118	
79		119	
80		120	

216-0841018 A0 SUN PRO S3

216-0841018 A0 SUN PRO S3

The left diagram shows the connection of the DGPU_PWR_EN signal to the PX# pin of the R4113 component. The signal is connected to the PX# pin (pin 5) of R4113, which is also connected to a 100K pull-up resistor to the +5VALW supply and a 100K pull-down resistor to ground. The signal is also connected to the PX# pin (pin 1) of R4114, which is also connected to a 100K pull-up resistor to the +5VALW supply and a 100K pull-down resistor to ground. The signal is also connected to the PX# pin (pin 1) of R4115, which is also connected to a 100K pull-up resistor to the +5VALW supply and a 100K pull-down resistor to ground.



The right diagram shows the connection of the DGPU_PWR_EN signal to the PX# pin of the R4114 component. The signal is connected to the PX# pin (pin 2) of R4114, which is also connected to a 100K pull-up resistor to the +VGA_CORE supply and a 100K pull-down resistor to ground. The signal is also connected to the PX# pin (pin 1) of R4115, which is also connected to a 100K pull-up resistor to the +VGA_CORE supply and a 100K pull-down resistor to ground.

Security Classification		Compal Secret Data		 Compal Electronics, Inc.	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Title	SUN Power/GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-D707P
				Date:	Wednesday, May 11, 2016
				Sheet	38 of 40


ECEtRO-2

Memory Partition A - Lower 32 bits


- <40,42> M_DA[63..0] M_DA[63..0]
- <40,42> M_MA[15..0] M_MA[15..0]
- <40,42> M_DQM[7..0] M_DQM[7..0]
- <40,42> M_DQS[7..0] M_DQS[7..0]
- <40,42> M_DQS#[7..0] M_DQS#[7..0]




EleTRO-X




ADP_ID			
Adapter Type		Voltage Range (Dec)	Voltage Range (Hex)
None	Normal Adapter	<0.211V	< 10
	Air-Line Apdater	<0.334V	< 1A
40W	Normal Adapter	>=0.211V	>= 10
		<0.349V	< 1A
45W	Normal Adapter	>=0.349	>= 1A
		<0.442	< 20
65W	Normal Adapter	>=0.442V	>=20
		<0.549V	<2A
	Air-Line Apdater	>=0.334V	>= 1A
		<0.425V	< 21
90W	Normal Adapter	>=0.549V	>= 2A
		<0.710V	< 36
	Air-Line Apdater	>=0.425	>= 21
		<1.391V	< 6A
120W	Normal Adapter	>=0.710V	>= 36
		<1.391V	< 6A
ID is shorted to VIN		>=1.391V	>= 6A
		with Normal and Air-Line	




	Initail	Recovery
OTP	92 C	56 C



	Initail	Recovery
45W UMA	0.65V	0.45V
65W DIS	0.95V	0.67V







Eletro-X

Security Classification		Compal Secret Data	
Issued Date	2015/10/09	Deciphered Date	2018/10/09
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.	
Title	BATT Conn
Size	Document Number
Date	Wednesday, May 11, 2016
Sheet	46 of 46



ELETRO-X



Vin Detector			
	Min.	Typ	Max.
L-->H	17.16V	17.63V	18.12V
H-->L	16.76V	17.22V	17.70V

$V_{ILIM} = 20 \cdot I_{LIM} \cdot R_{sr}$
 $I_{LIM} = 3.3 \cdot 100 / (100 + 620) / 20 / 0.01$
 $= 2.29 \text{ A}$

Security Classification		Compal Secret Data	
Issued Date	2015/10/09	Deciphered Date	2018/10/09
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


Title		Compal Electronics, Inc.	
Size		CHARGER(BQ24725)	
Document Number		Rev v0.2	
Date		Wednesday, May 11, 2016	
Sheet		47 of 60	

Module model information

RT8243A_V1.mdd


ENTRIPx adjustment range: 0.5V~3V,
floating or over 4.5V will shutdown channel.

ENLDO (V)	ENM (V)	ENTRIP1 (V)	ENTRIP2 (V)	LDO5	LDO3	+5VALW	+3VALW
Low	Low	X	X	Off	Off	Off	Off
">1.6V" =>High	Low	X	X	On	On	Off	Off
">1.6V" =>High	">2.3V" =>High	Off	Off	On	On	Off	Off
">1.6V" =>High	">2.3V" =>High	Off	On	On	On	Off	On
">1.6V" =>High	">2.3V" =>High	On	On	On	On	On	On
">1.6V" =>High	">2.3V" =>High	On	Off	On	On	On	Off



Security Classification	Compal Secret Data	
Issued Date	2015/10/09	Deciphered Date
		2018/10/09
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.	
3VALW/5VALW	
LA-D707P	
Size	Document Number
Custom	LA-D707P
Date:	Wednesday, May 11, 2016
Sheet	48 of 60




RT8207M_V1.mdd	For Single layer
RT8207M_V2.mdd	For Dual layer

RT8207M_V1.mdd	For Single layer
RT8207M_V2.mdd	For Dual layer


Pin19 need pull separate from +1.35VP.
If you have +1.35V and +0.675V sequence question,
you can change from +1.35VP to +1.35VS.

0.675Volt +/- 5%
TDC 0.7A
Peak Current 1A



SY8032_V2.mdd


Note:
When design $V_{in}=5V$, please stuff snubber
to prevent V_{in} damage





```
Vout=0.6V * (1+(R1/R2))
Vout=0.6*(1+(32.4K(PRM23)/10K(PRM26)))
Vout=2.5V
```

$$V_{out} = 0.6V * (1 + R_{up}/R_{down})$$

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/10/09	Deciphered Date	2018/10/09	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET OF INFORMATION IS NOT TO BE TRANSFERRED FROM THE CUSTODY OF THE COMPANY OR THE COMPANY OR THE R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Document Number
			Date	Rev
			Wednesday, May 11, 2016	v2.2
			Sheet	40 of 80



ELECTRO-2



$R_{lccMAX2ph}(PR1104) = (I_{lccMAX2Ph} + 32) * 200k\Omega / 127$
 $U_{22} I_{lccMAX@GT} = 31A$
 $PR1104 = 100K$


PR1106=lout limit*Load line/10
U22 OCP@GT=40A
PR1106=12.4kohm

Load line= $(PR1108+(PR1107+PH901/(PR1107*PH901)))$ *Iout tItal*DCR/PR1109
U22 Load line@GT= 3.1m
PR1109 . PR1110@GT=84.5K

```
RDRPSP(PR1149)= Load line*(PR1146+PH1105+PR1145)/(gm * DCR) /(PH1105+PR1145)
Load line@SA= 10.3m
gm=1mS
PR1149=1.78K

RLIMSP(PR1147)= 1.3V/(gm*(PH1105+PR1145)*IoutLIMIT*DCR/(PR1146+PH1105+PR1145)
OCP@SA= 9.6A
gm=1mS
PR1147=24K

RIOUTSP(PR1144)= 2V/(gm*(PH1105+PR1145)*ICCMAX*DCR/(PR1146+PH1105+PR1145))
IOUTSP@SA= 5A
gm=1mS
PR1144=69.8K
```



**NCP81206 Operating Frequency $R_{osc}=21.5K$
I/A and GT are around 450KHz and SA is 600KHz**

IccMAX@SA= 5A
PR1123= 11K
Refer IccMAX table in datasheet

IccMAX@VCORE= 28A
RIccMAX@VCORE= 24.9K
Refer IccMAX table in datasheet

$\text{RDRPSP}(\text{PR1128}) = \text{Load line} * (\text{PR1136} + \text{PH1104} + \text{PR1135}) / (\text{gm} * \text{DCR}) / (\text{PH1104} + \text{PR1135})$
 $\text{Load line@VCORE} = 2.1\text{m}$
 $\text{gm} = 1\text{mS}$
 $\text{PR1128} = 2.1\text{K}$


$$\text{RIOUTSP}(\text{PR1137}) = 2\text{V}/(\text{gm} * (\text{PH1104} + \text{PR1135}) * \text{ICCMAX} * \text{DCR} / (\text{PR1136} + \text{PH1104} + \text{PR1135}))$$


$$\text{IOUTSP@VCORE} = 28\text{A}$$

```
gm=1mS
PR1137=64.9K


RLIMSP(PR1134)= 1.3V/(gm*(PH1104+PR1135)*IoutLIMIT*DCR/(PR1136+PH1104+PR1135))
OCP@VCORE= 35A
gm=1mS
PR1134=33.2K
```

Title			
VCC_CORE_U22(NCP81206)			
Size	Document Number		Rev
			00
Date:	Wednesday, May 11, 2016	Sheet	52 of 60






VCC_CORE Place on CPU Back Side.
22U_0603 * 13 pcs + 1U_0201*35 pcs




VCC_GT Place on CPU Back Side.
22U_0603 * 13 pcs + 1U_0201*12 pcs



2014/12/25
add 1 pcs 1uF cap for back side, total 13 pcs


Eletron-X
20150324
add 6 pcs cap for transient test

VCC_SA Place on CPU Back Side.
22U_0603 * 4 pcs + 1U_0201 * 7 pcs



ELETRON-X

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/10/09	Deciphered Date	2018/10/09	Title	VCC_CORE_PROCESSOR DECOUPLING
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Wednesday, May 11, 2016
				Sheet	54 of 60
				Rev	v0.2



SKL_SI

Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	52	Change Value	11/06	Power	(Set VR prochot# from 110C to 120C)	Change PR1115 and PR1125 Value 0 ohm to 1.07K ohm	
2	50	Change part number	11/06	Power	Change from 5x5 choke to 7x7 follow Candy design	Change PL602 part number from SH00000Z200 to SH00000YE00	
3	55	Change part number	11/06	Power	Change from 5x5 choke to 7x7 follow Candy design	Change PLW1 part number from SH00000Z200 to SH00000YE00	
4	48	Add Jump	11/18	Power	For easy debug	+3VL and +VL add Jump	
5	55	Add Net	11/18	EE	For VGA CORE sequence and VID error issue	Delete PG pin test point VRAM_PG Add Net VRAM_PG	
6	56	pop to unpop unpop to pop	11/18	EE	For VGA CORE sequence and VID error issue	PRV61 from unpop to pop PRV78 and PCV102 from pop to unpop	
7	56	Add Net and R	11/18	EE	For VGA CORE sequence and VID error issue	Add Net VRAM_PG Add PRV79	
8	47	Change jump to ISN choke	11/24	EMI	EMI ISN issue	Delete jump PJB9 Add ISN choke PL201	
9	48	colay bead	11/24	EMI	EMI power noise issue	Add Bead footprint PL7	
10	49	colay bead	11/24	EMI	EMI power noise issue	Add Bead footprint PL10	
11	50	Change jump to Bead	11/24	EMI	EMI power noise issue	Delete jump PJB3 Add Bead PL1207	
12	53	Change jump to Bead	11/24	EMI	EMI power noise issue	Delete jump PJB5 Add Bead PL1201 PL1202	
13	55	colay bead	11/24	EMI	EMI power noise issue	Add Bead footprint PL1208	
14	56	colay bead	11/24	EMI	EMI power noise issue	Add Bead footprint PL1209 and PL1210	
15	55	Change R Value Change C unpop to pop	11/24	EE	HW f i net une VRA Mpo wer sequence	Change PRW5 value from 0 ohm to 22K ohm Change PCW12 from unpop to pop (VGA sequence)	
16	53	Change Common part	11/6	Power	(Change to Common part)	Change PC1331 PC1383 PC1390 from SGA20331E10 to SGA00009S00	


EleTRO-X

Item	Page	Title	Change Description	Date
1	56	Modify VGA_CORE OCP	1.Change PRV73 Value 1K ohm to 11K ohm 2.Change PRV71 Value 124K ohm to 64.9K ohm 3.Change PRV75 Value 2.5K ohm to 8.66K ohm	2015-12-12
2	47	space saving	Change PC221 0603 to 0402 size	2015-12-12
3	47,49, 50,51, 52,56	Change 0 ohm to short pad	Change PR63, PR94, PR215, PR603, PR1129, PR1130, PR1142, PR115 1, PR1152, PR1157, PR1158, PR1165, PR1815, PRM27, PRV45 , PRV48, PRV50, PRV79, PRV6, PRV67 from 0 ohm to short pad	2016-1-4
4	48,49, 55,56	Delete Jump or Bead (Co- lay)	Delete Co-Lay Bead PL7, PL10, PL1208, PL1209, PL1210	2016-1-7
5	53	Delete WOC_GT, WOC_CORE Co-Lay caps	Delete Location PC1331 Footprint, PC2123 from unpop to pop Delete Location PC1390 Footprint, PC2124 from unpop to pop	2015-12-12
6	53,56	High Low Side MOS Matrix request	Change PQ1201, PQ1205, PQV1, PQV21 from SB00000J200 to SB00000S300	2015-12-12
7	52,53, 54	CPU transient request	Change PC1353, PC1363, PC1355, PC1356, PC1357, PC1354, PC1364 , PC1358, PC1351, PC1370, PC1360, PC2010, PC2013, PC201 1, PC1367 from pop to unpop Change PC1107 from 1000P to 820P PC1108 from 390P to 33P, PC1108 from unpop to pop PC1104 from 2200P to 3300P PR1103 from 1K to 649	2015-12-12
8	50	1V OVP issue (HW Low switch second source issue)	Delete jump PJ601 and add output MLOC PC615, PC616, PC617, PC618 PR607 from unpop to pop	2016-1-7


SKL_PV

ELETRO-X


Title		Power_PIR(SI)	Rev v0.2
Size	Document Number	LA-B707P	
Date:		Wednesday, May 11, 2016	Sheet 59 of 60




+VGA_CORE




+VGA_CORE



+VGA_CORE




+VGA_CORE




560u x 3
2.2u x 16
10u x 8
1u x 3
0.1u x 2


+VGA_CORE




+VGA_CORE



+VGA_CORE



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/10/09	Deciphered Date	2018/10/09	Title	VGA_CORE_CHIP DECOUPLING
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-D707P
Date:		Wednesday, May 11, 2016		Sheet	57 of 60



EEETRO-2

P. I. R.
List

KBL_SI

Item	Page	Title	Change Description	Date
1	50,55	Change 0 ohm to short pad	Change PR607,PRV28,PRV29 from 0 ohm to short pad PRW8 from unpop to pop , change PRW8 from 0 ohm to short pad	2016-2-19
2	53,56	High Low Side MOS Matrix request	Change PQ1201,PQ1205,PQV1,PQV21 from SB000003S00 to SB00000JZ00(Change to Main source)	2016-2-19
3	54	Add IA_Core Output capacitor	Add IA_Core Output capacitor 0603 22uF(PC2014) for IccMAX=32A	2016-2-24

KBL_PV

Item	Page	Title	Change Description	Date
1	47	ADP_I resistance	Change PR223 from short pad to 0 ohm	2016-4-28
2	52	IOccmax from 29A to 32A	Change PR1121 from 20.5K to 29.4K Change PR1137 from 61.9K to 52.3K Change PR1134 from 33.2K to 28K	2016-4-28
3	53,56	High Low Side MOS Matrix request	Change PQ1201,PQ1205,PQV1,PQV21 from SB00000JZ00 to SB000003S00 (Change to 2nd source)	2016-4-28
4	49	Add 2nd source	Change PU3 from RT8207P (SA00007IH00) to G5616B (SA00008PH00)	2016-4-28
5	48	Add 2nd source	Change PU2 from RT8243A(SA00005VH00) to UP1590PQKF (SA00007DS00)	2016-4-28

Eletron-X

